Advanced Memory Architectures to Overcome Bandwidth Bottlenecks for the Exascale Era of Computing

A key barrier to unlocking future system performance is overcoming the bandwidth bottlenecks that limit inter-processor and memory performance. Current solutions, such as HBM and DDR5, are constrained because of thermal and signal integrity issues. New HPC and AI system architectures that decouple resources, such as CPUs, GPUs, FPGAs, and accelerators, could be the answer to some of the big memory challenges.
Watch Now